



APPLICATION NO.

09/886,533

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

ATTORNEY DOCKET NO. CONFIRMATION NO.

IMEC214.001AUS 6391

EXAMINER

20995 7590 12/02/2004
KNOBBE MARTENS OLSON & BEAR LLP
2040 MAIN STREET
FOURTEENTH FLOOR
IRVINE, CA 92614

FILING DATE

06/20/2001

ART UNIT PAPER NUMBER

KENDALL, CHUCK O

2122

DATE MAILED: 12/02/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

FIRST NAMED INVENTOR

Yajun Ha

-	Application No.	Applicant(s)	
	09/886,533	HA ET AL.	
Office Action Summary	Examiner	Art Unit	
	Chuck Kendall	2122	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	th the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a reply within the statutory minimum of third will apply and will expire SIX (6) MON ute, cause the application to become AE	eply be timely filed y (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).	
Status			
1)⊠ Responsive to communication(s) filed on <u>20</u> 2a)□ This action is FINAL.	nis action is non-final. vance except for formal matt	•	
Disposition of Claims			
4) ⊠ Claim(s) <u>1-30</u> is/are pending in the application 4a) Of the above claim(s) is/are withdrest is/are withdrest is/are allowed. 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) <u>1-30</u> is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
9) The specification is objected to by the Examination 10) The drawing(s) filed on is/are: a) and a compared a specific and a specific	ccepted or b) objected to ne drawing(s) be held in abeyar ection is required if the drawing	ce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 			
Attachment(s) 1) Notice of References Cited (PTO-892)		Summary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 		s)/Mail Date nformal Patent Application (PTO-152) 	

Application/Control Number: 09/886,533 Page 2

Art Unit: 2122

Detailed Action

1. This action is in response to the application filed 06/20/01.

Claims 1 – 30 have been examined.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

4. Claims 1 – 4, 21,22,27 & 30 are rejected under 35 U.S.C. 102(e) as being anticipated by Shaylor USPN 6,760,907 B2.

Regarding claim 1, a method of transforming bytecode, the method comprising: determining an abstract bytecode by performing a compilation of an application for execution on a virtual device (5:45 – 54);

transmitting the abstract bytecode from a service peer to at least a client peer (5:7-10);

transforming the received abstract bytecode into a native bytecode for a client specific device that is connected to the client peer, wherein the client specific device is configurable (5: 57 - 63);

configuring the client specific device using at least in part the native bytecode (5: 57 – 60, for configuring see convert to user specific type of hardware); and executing the native bytecode at the client peer on the client specific device (5:61 – 64, see native executable).

Regarding claim 2, the method of claim 1, wherein the abstract bytecode comprises abstract hardware bytecode that includes configuration information of a virtual device (5:57 – 60, *for configuring* see convert to user specific type of hardware, also see figure 2, for virtual machine and hardware).

Application/Control Number: 09/886,533

Art Unit: 2122

Regarding claim 3, the method of claim 1, wherein the abstract bytecode comprises abstract hardware bytecode and abstract software bytecode (figure 2, see hardware and virtual machine).

Regarding claim 4, the method of claim 1, wherein the abstract bytecode comprises abstract software bytecode and wherein transforming transforms the abstract software bytecode into native software bytecode that is executable on the client specific device (5: 55 – 60. for transform see convert).

Regarding claim 21, which recites similarly to claim 1, see reasoning as previously discussed above.

Regarding claim 22, which recites similarly to claim 1, see reasoning as previously discussed above.

Regarding claim 27, which recites the program storage version of claim 1, see reasoning as previously discussed above.

Regarding claim 30, which recites similarly to claim 1, see reasoning as previously discussed above.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5 20, 23 26, 28 & 29 are rejected under rejected under 35 U.S.C. 103(a) as being unpatentable over Shaylor USPN 6,760,907 B2 in view of Aubury USPN 6,668,312

Regarding claim 5, Shaylor discloses all the claimed limitations as applied in claim 4 above. Shaylor doesn't explicitly disclose wherein executing the application

Art Unit: 2122

comprises configuring the configurable part of the client specific device and thereafter executing on the device. Shaylor does disclose coverting bytecode into user's specific type of hardware. Aubury in an analogous art discloses a set of customizable FPGA processors 4:1 – 5, used with code written in java language and being able to be implemented in a JVM or a FPGA 22: 10 –25. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Shaylor and Aubury, because using a configurable part would make the system more customizable.

Regarding claim 6, the method of claim 1, wherein the client specific device comprises a programmable logic device (Aubury, 22: 17 – 19, see FPGA).

Regarding claim 7, the method of claim 6, wherein the programmable logic device comprises a field programmable gate array (FPGA) (Aubury, 22: 17 – 19, see FPGA).

Regarding claim 8, Shaylor discloses all the claimed limitations as applied in claim 1 above. Shaylor doesn't explicitly disclose wherein the configurable part of the virtual device is modeled by a register transfer level description. Aubury discloses in an analogous art discloses a register transfer level "to give closer control over the operation of the target system" (4:60-65). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Shaylor and Aubury, because using a register transfer level description would enable better control.

Regarding claim 9, Shaylor discloses all the claimed limitations as applied in claim 8 above. Shaylor doesn't explicitly disclose wherein the register transfer level description is a description of a datapath that includes a netlist of register transfer level datapath cores and a controller that is described by microcode. Aubury in an analogous art disclose a netlist for outputting the description of the required processor for placement on the FPGA (Aubury, 4: 57 – 60, see net list, also see 12:23 – 35). Therefore, it would have been obvious to one of ordinary skill in the art at the time the

Application/Control Number: 09/886,533

Art Unit: 2122

invention was made to combine Shaylor and Aubury, because using a net list would enable register transfer level description of the necessary hardware (Aubury, 4: 60).

Regarding claim 10, Aubury further discloses the method of claim 9, wherein transforming comprises:

selecting a physical core implementation for the datapath cores within the datapath description (Aubury, 4: 57 – 60, see net list, also see 12:23 – 35); and generating connections between the selected datapath core implementations from the netlist within the datapath description (Aubury, 4: 57 – 60, see net list, also see 12:23 – 35).

Regarding claim 11, Aubury further discloses the method of claim 10, wherein the datapath description provides a logic view for a plurality of physical core implementations, and wherein the datapath description and each of the physical core implementations have the same interface (Aubury, 12:23 – 35).

Regarding claim 12, Shaylor discloses all the claimed limitations as applied in claim 1. Shaylor doesn't explicitly disclose, compiling the application and thereby generating abstract routing information and indicating in an abstract coordinate system, which channel segments are used for connecting ports of the abstract logic blocks, the abstract routing information being part of the abstract bytecode. Aubury does disclose in an analogous art channel information used for distributed assignments (7:65-67).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Shaylor and Aubury, because using channel segments for routing information would enable the code to be communicated or distributed.

Regarding claim 13, the method of claim 1, Aubury further discloses wherein the configurable part of the virtual device comprises abstract logic blocks and an abstract routing architecture that

comprises channel segments for connecting part of the abstract logic blocks (9: 10 – 25, see Example program which shows channels),

wherein the abstract bytecode comprises abstract routing information that indicates in an abstract coordinate system, which channel segments are used for

Application/Control Number: 09/886,533

Art Unit: 2122

connecting ports of the abstract logic blocks, wherein the configurable part of the client specific device comprises local logic blocks and a local routing architecture for connecting part of the local logic blocks, and wherein transforming the abstract bytecode into native bytecode comprises mapping the abstract logic block into the local logic blocks (Aubury,7: 60 – 8: 10, see channels and communication).

Regarding claim 14, the method of claim 1, Aubury further discloses wherein transforming the abstract bytecode into native bytecode comprises:

generating an application programming interface description (Aubury, 39:63 – 65, supports Java API); and

generating bitstreams for reconfiguring the configurable part of the client specific device (Aubury, 32: 10 - 13).

Regarding claim 15, the method of claim 14, Aubury further discloses wherein executing the application comprises compiling at least the application programming interface description and executing the compiled application programming interface description, thereby generating the bitstreams for reconfiguring the configurable part of the client specific device (Aubury, 32: 10 - 13).

Regarding claim 16, the method of claim 1, additionally comprising generating a virtual hardware/software interface that is representative of a class of hardware/software interfaces, the virtual hardware/software interface comprising a virtual hardware interface and virtual software interface (Shaylor, 9: 47 – 58, also see Aubury, 12: 50 – 55, see virtual functions).

Regarding claim 17, the method of claim 16, wherein executing the application on the client specific device comprises invoking a hardware/software interface, wherein the hardware/software interface comprising a virtual hardware/software interface and a local hardware/software interface that is specific for the client specific device (Shaylor, 5: 42 - 50, Aubury, 12: 50 - 67).

Regarding claim 18, the method of claim 17, wherein the software bytecode communicates only with the virtual software interface, wherein the virtual software interface communicates with the local hardware/software interface, wherein the client

Art Unit: 2122

specific device communicates only with the virtual hardware interface, and wherein the virtual hardware interface communicates with the local hardware/software interface (Shaylor, 5: 42 - 50, also see Aubury, 7: 60 - 8: 10, and Aubury, 12: 50 - 67).

Regarding claim 19, which recites similarly to claim 5 as applied in claim 4, see reasoning as previously discussed above.

Regarding claim 20, which recites similarly to claim 8, see reasoning as previously discussed above.

Regarding claim 23, which recites similarly to claim 5, see reasoning as previously discussed above.

Regarding claim 24, which recites similarly to claim 8, see reasoning as previously discussed above.

Regarding claim 25, which recites similarly to claim 14, see reasoning as previously discussed above.

Regarding claim 26, which recites similarly to claim 15, see reasoning as previously discussed above.

Regarding claim 28, which recites the program storage version of claim 8, see reasoning as previously discussed above.

Regarding claim 29, which recites the program storage version of claim 15, see reasoning as previously discussed above.

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuck Kendall whose telephone number is 571-2723698. The examiner can normally be reached on 10:00 am - 6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Dam can be reached on 571-2723695. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/886,533 Page 8

Art Unit: 2122

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CK.

WEI Y. ZHEN PRIMARY EXAMINER